

In the Claims:

The following amended claims replace all claims pending in the application:

1. (previously presented) Method for forming a heterostructure ~~highly-relaxed~~ semiconductor layer ~~with a thickness between 100nm and 800nm~~ device in a growth chamber with gas inlet, said method comprising the steps of:
  - providing a silicon substrate in the growth chamber on a substrate carrier,
  - maintaining a constant substrate temperature ( $T_s$ ) of the substrate in a range between  $350^{\circ}\text{C}$  and  $500^{\circ}\text{C}$  during the deposition of a  $\text{Si}_{1-x}\text{Ge}_x$  semiconductor layer having a thickness between 100nm and 800nm,
  - establishing a high-density, low-energy plasma in the growth chamber such that the substrate is being exposed to the plasma,
  - directing Silane gas ( $\text{SiH}_4$ ) and Germane gas ( $\text{GeH}_4$ ) through the gas inlet into the growth chamber, the flow rates of the Silane gas and the Germane gas being adjusted in order to form said semiconductor layer by means of low-energy plasma enhanced chemical vapor deposition with a growth rate in a range between 1 and 10 nm/s, said  $\text{Si}_{1-x}\text{Ge}_x$  semiconductor layer having a constant Germanium concentration  $x$  in a range between  $0 < x < 50\%$  and a degree of relaxation of at least 75%.
  - performing an annealing step with a temperature in a range between  $600^{\circ}\text{C}$  and  $870^{\circ}\text{C}$  providing a surface roughness (rms) of said  $\text{Si}_{1-x}\text{Ge}_x$  semiconductor layer having rms values below 1.8nm,
  - forming an active region above said  $\text{Si}_{1-x}\text{Ge}_x$  layer.
2. (previously presented) The method of claim 1, whereby the forming of the semiconductor layer takes less than 5 minutes, preferably between 1 and 4 minutes.

3. (previously presented) The method of claim 1, whereby the substrate temperature ( $T_s$ ) is maintained constant during the formation of the semiconductor layer, the substrate temperature ( $T_s$ ) preferably having a fluctuation of  $\pm 5\%$ .
4. (original) The method of claim 1, whereby the substrate is a  $\langle 100 \rangle$  or  $\langle 111 \rangle$  oriented silicon wafer or a Silicon-on-Insulator (SOI) substrate.
5. (cancelled) ~~The method of claim 1, whereby the substrate has a potential of about 12 Volts and the plasma potential is close to 0 Volts.~~
6. (previously presented) The method of claim 1, whereby a thin silicon buffer layer is formed on the substrate prior to the forming of the semiconductor layer, said thin silicon buffer layer preferably being formed at a substrate temperature in a range between  $700^\circ\text{C}$  and  $750^\circ\text{C}$ .
7. (previously presented) The method of claim 1, whereby the uppermost part of the substrate is treated by means of a dry-etching or wet-etching step prior to the forming of the semiconductor layer.
8. (original) The method of claim 1, whereby the substrate temperature is in a range between  $380^\circ\text{C}$  and  $420^\circ\text{C}$ .
9. (original) The method of claim 1, whereby the growth rate is in a range between 1.5 nm/s and 4 nm/s.
10. (cancelled) ~~The method of claim 1, whereby the semiconductor layer after completion of the deposition has a thickness in a range between 100nm and 800nm.~~

11. (cancelled) ~~The method of claim 1, whereby the semiconductor layer shows a self-relaxation during the formation so that the semiconductor layer after completion of the formation has a relaxation of more than 75%.~~
12. (previously presented) The method of claim 1, whereby the semiconductor layer after completion of the formation has a surface roughness (rms) of less than 1.8nm and/or a peak-to-valley height difference of less than 5nm.
13. (previously presented) The method of claim 1, whereby a further step is carried out after the forming of the semiconductor layer, during said further step a second semiconductor layer being formed having a Germanium concentration in a range between  $50 < x < 100\%$ , said second semiconductor layer being formed at a second substrate temperature.
14. (original) The method of claim 13, whereby the second substrate temperature ( $T_{s2}$ ) is in a range between the substrate temperature ( $T_s$ ) used during the forming of the semiconductor layer and the substrate temperature ( $T_s$ ) minus  $50^{\circ}\text{C}$ .
15. (original) The method of claim 1, whereby said growth chamber is a high-density, low-energy plasma enhanced chemical vapor deposition (LEPECVD) chamber.
16. (cancelled) ~~The method of claim 1, whereby an annealing step is carried out after completion of the forming of the semiconductor layer, said annealing step preferably being carried out at a temperature in a range between  $600^{\circ}\text{C}$  and  $870^{\circ}\text{C}$ .~~
17. (original) The method of claim 1, whereby a total reactive gas flow at the gas inlet is chosen between 5 sccm and 50 sccm.

18. (withdrawn) Heterostructure semiconductor device, comprising a substrate, a highly relaxed epitaxial  $\text{Si}_{1-x}\text{Ge}_x$  layer with constant concentration  $x$  of Ge, an active region being situated above said  $\text{Si}_{1-x}\text{Ge}_x$  layer, said highly relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer having a thickness between 100nm and 800nm and a degree of relaxation of at least 75%.
19. (withdrawn) The device of claim 18, whereby said  $\text{Si}_{1-x}\text{Ge}_x$  layer has a surface roughness (rms) of less than 1.8nm and/or a peak-to-valley height difference of less than 5nm.
20. (withdrawn) The device of claim 18, whereby the substrate is a  $\langle 100 \rangle$  or  $\langle 111 \rangle$  oriented silicon wafer or a Silicon-on-Insulator (SOI) substrate.
21. (withdrawn) The device of claim 18, comprising a second semiconductor layer being formed on said  $\text{Si}_{1-x}\text{Ge}_x$  layer, said second semiconductor layer having a Germanium concentration  $x$  in a range between  $50 < x < 100\%$ .
22. (withdrawn) The device of claim 20 being part of a very large scale integrated (VLSI) circuit.
23. (withdrawn) The method of claim 6, whereby the uppermost part of the substrate is treated by means of a dry-etching or wet-etching step prior to the forming of the semiconductor layer.